

[illegible]

Time 7/2	名字	學號	YOLOv5 SystemC Wrapped	YOLOv5 Virtualizer Porting	SoC Architecture	Bare- metal C	Simulation	Completed	Report	Score	Remarks
	郭育誠	N26141460								0.00	
	胡竣凱	N26141818								0.00	
	施靖琦	N26141559								0.00	
	周崇郁	N26141575								0.00	
	王樟翔	N26141614								0.00	
	李艾軒	NN6141032								0.00	
	林奎堯	Q36141058								0.00	
	邱欣偉	N26141656								0.00	
	黃偉峰	P78141514								0.00	

Prof. Alan

Score Distribution: 1. 10%, 2. 10%, 3. 20%, 4. 10%, 5. 10%, 6. 20%. Report 20%

- YOLOv5 SystemC Wrapped: Show the YOLOv5 SystemC Module. Self-designed control registers and interrupt pin required
- YOLOv5 Virtualizer Porting: Port onto Virtualizer and green bar showed
- SoC Architecture: Target SoC modelled
- Bare-metal: Show the bare-metal C code, including the self-designed control register wr/rd, and ISR
- Simulation: able to simulate
- Simulation completed and show 3 image inference results in RAM1, or display on-screen the inference images with bounding boxes